BibTeX record conf/vlsi/KumarSJ22

download as .bib file

@inproceedings{DBLP:conf/vlsi/KumarSJ22,
  author       = {Yogesh Kumar and
                  S. Sivakumar and
                  John Jose},
  title        = {{ENDURA} : Enhancing Durability of Multi Level Cell {STT-RAM} based
                  Non Volatile Memory Last Level Caches},
  booktitle    = {30th {IFIP/IEEE} 30th International Conference on Very Large Scale
                  Integration, VLSI-SoC 2022, Patras, Greece, October 3-5, 2022},
  pages        = {1--6},
  publisher    = {{IEEE}},
  year         = {2022},
  url          = {https://doi.org/10.1109/VLSI-SoC54400.2022.9939583},
  doi          = {10.1109/VLSI-SOC54400.2022.9939583},
  timestamp    = {Mon, 14 Nov 2022 17:06:23 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsi/KumarSJ22.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.