![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/vlsi/BrusamarelloSWR07
@inproceedings{DBLP:conf/vlsi/BrusamarelloSWR07, author = {Lucas Brusamarello and Roberto da Silva and Gilson I. Wirth and Ricardo A. L. Reis}, title = {Obtaining delay distribution of dynamic logic circuits by error propagation at the electrical level}, booktitle = {{IFIP} VLSI-SoC 2007, {IFIP} {WG} 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Atlanta, GA, USA, 15-17 October 2007}, pages = {94--98}, publisher = {{IEEE}}, year = {2007}, url = {https://doi.org/10.1109/VLSISOC.2007.4402479}, doi = {10.1109/VLSISOC.2007.4402479}, timestamp = {Thu, 14 Oct 2021 10:31:36 +0200}, biburl = {https://dblp.org/rec/conf/vlsi/BrusamarelloSWR07.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.