BibTeX record conf/vlsi/AtishayGSTB19

download as .bib file

@inproceedings{DBLP:conf/vlsi/AtishayGSTB19,
  author       = {Atishay and
                  Ankit Gupta and
                  Rashmi Sonawat and
                  Helik Kanti Thacker and
                  Prasanth B},
  title        = {{SEARS:} {A} Statistical Error and Redundancy Analysis Simulator},
  booktitle    = {27th {IFIP/IEEE} International Conference on Very Large Scale Integration,
                  VLSI-SoC 2019, Cuzco, Peru, October 6-9, 2019},
  pages        = {117--122},
  publisher    = {{IEEE}},
  year         = {2019},
  url          = {https://doi.org/10.1109/VLSI-SoC.2019.8920344},
  doi          = {10.1109/VLSI-SOC.2019.8920344},
  timestamp    = {Sun, 02 Oct 2022 16:16:54 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsi/AtishayGSTB19.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.