Algorithms for Routing and Testing Routability of Planar VLSI Layouts

Algorithms for Routing and Testing Routability of Planar VLSI Layouts Charles E. Leiserson F. Miller Maley 69-78 conf/stoc/STOC17 1985 STOC db/conf/stoc/stoc85.html#LeisersonM85