![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/spaa/CarageaSWV09
@inproceedings{DBLP:conf/spaa/CarageaSWV09, author = {George C. Caragea and A. Beliz Saybasili and Xingzhi Wen and Uzi Vishkin}, editor = {Friedhelm Meyer auf der Heide and Michael A. Bender}, title = {Brief announcement: performance potential of an easy-to-program PRAM-on-chip prototype versus state-of-the-art processor}, booktitle = {{SPAA} 2009: Proceedings of the 21st Annual {ACM} Symposium on Parallelism in Algorithms and Architectures, Calgary, Alberta, Canada, August 11-13, 2009}, pages = {163--165}, publisher = {{ACM}}, year = {2009}, url = {https://doi.org/10.1145/1583991.1584038}, doi = {10.1145/1583991.1584038}, timestamp = {Wed, 21 Nov 2018 11:15:22 +0100}, biburl = {https://dblp.org/rec/conf/spaa/CarageaSWV09.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.