![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/recosoc/RodriguezVCPTR15
@inproceedings{DBLP:conf/recosoc/RodriguezVCPTR15, author = {Alfonso Rodr{\'{\i}}guez and Juan Valverde and Cesar Castanares and Jorge Portilla and Eduardo de la Torre and Teresa Riesgo}, title = {Execution modeling in self-aware FPGA-based architectures for efficient resource management}, booktitle = {10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2015, Bremen, Germany, June 29 - July 1, 2015}, pages = {1--8}, publisher = {{IEEE}}, year = {2015}, url = {https://doi.org/10.1109/ReCoSoC.2015.7238086}, doi = {10.1109/RECOSOC.2015.7238086}, timestamp = {Tue, 03 Dec 2019 11:56:05 +0100}, biburl = {https://dblp.org/rec/conf/recosoc/RodriguezVCPTR15.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.