Norito Kato Masanori Yamato Osamu Tujimoto Mikiko Sato Koichi Sasada Kaname Uchikura Mitaro Namiki Hironori Nakajo Dynamic Allocation of Physical Register Banks for an SMT Processor. 317-323 2004 conf/pdpta/2004-1 PDPTA db/conf/pdpta/pdpta2004-1.html#KatoYTSSUNN04