dblp.uni-trier.dewww.uni-trier.de

DBLP Record 'conf/patmos/VosDAPSW00'

BibTeX

@inproceedings{DBLP:conf/patmos/VosDAPSW00,
  author    = {Alexis De Vos and
               Bart Desoete and
               A. Adamski and
               Piotr Pietrzak and
               M. Sib\'{\i}nski and
               T. Widerski},
  title     = {Design of Reversible Logic Circuits by Means of Control
               Gates},
  booktitle = {PATMOS},
  year      = {2000},
  pages     = {255-264},
  ee        = {http://springerlink.metapress.com/openurl.asp?genre=article{\&}issn=0302-9743{\&}volume=1918{\&}spage=0255},
  crossref  = {DBLP:conf/patmos/2000},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/patmos/2000,
  editor    = {Dimitrios Soudris and
               Peter Pirsch and
               Erich Barke},
  title     = {Integrated Circuit Design, Power and Timing Modeling, Optimization
               and Simulation, 10th International Workshop, PATMOS 2000,
               G{\"o}ttingen, Germany, September 13-15, 2000, Proceedings},
  booktitle = {PATMOS},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {1918},
  year      = {2000},
  isbn      = {3-540-41068-6},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Copyright © 2005-05-23 by Michael Ley (ley@uni-trier.de)