dblp.uni-trier.dewww.uni-trier.de

DBLP Record 'conf/patmos/ResanoMPMS03'

BibTeX

@inproceedings{DBLP:conf/patmos/ResanoMPMS03,
  author    = {Javier Resano and
               Daniel Mozos and
               Elena P{\'e}rez-Mi{\~n}ana and
               Hortensia Mecha and
               Julio Septi{\'e}n},
  title     = {A Hardware/Software Partitioning and Scheduling Approach
               for Embedded Systems with Low-Power and High Performance
               Requirements},
  booktitle = {PATMOS},
  year      = {2003},
  pages     = {580-589},
  ee        = {http://springerlink.metapress.com/openurl.asp?genre=article{\&}issn=0302-9743{\&}volume=2799{\&}spage=580},
  crossref  = {DBLP:conf/patmos/2003},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/patmos/2003,
  editor    = {Jorge Juan-Chico and
               Enrico Macii},
  title     = {Integrated Circuit and System Design, Power and Timing Modeling,
               Optimization and Simulation, 13th International Workshop,
               PATMOS 2003, Torino, Italy, September 10-12, 2003, Proceedings},
  booktitle = {PATMOS},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {2799},
  year      = {2003},
  isbn      = {3-540-20074-6},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Copyright © 2003-11-04 by Michael Ley (ley@uni-trier.de)