BibTeX record conf/patmos/LingasubramanianCMMP11

• > Home > conf/patmos/LingasubramanianCMMP11

@inproceedings{DBLP:conf/patmos/LingasubramanianCMMP11,
  author       = {Karthikeyan Lingasubramanian and
                  Andrea Calimera and
                  Alberto Macii and
                  Enrico Macii and
                  Massimo Poncino},
  editor       = {Jos{\'{e}} L. Ayala and
                  Braulio Garc{\'{\i}}a{-}C{\'{a}}mara and
                  Manuel Prieto and
                  Martino Ruggiero and
                  Gilles Sicard},
  title        = {Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and
                  Power-Gating},
  booktitle    = {Integrated Circuit and System Design. Power and Timing Modeling, Optimization,
                  and Simulation - 21st International Workshop, {PATMOS} 2011, Madrid,
                  Spain, September 26-29, 2011. Proceedings},
  series       = {Lecture Notes in Computer Science},
  volume       = {6951},
  pages        = {214--225},
  publisher    = {Springer},
  year         = {2011},
  url          = {https://doi.org/10.1007/978-3-642-24154-3\_22},
  doi          = {10.1007/978-3-642-24154-3\_22},
  timestamp    = {Sat, 30 Sep 2023 09:54:29 +0200},
  biburl       = {https://dblp.org/rec/conf/patmos/LingasubramanianCMMP11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}