dblp.uni-trier.dewww.uni-trier.de

DBLP Record 'conf/patmos/Freimann02'

BibTeX

@inproceedings{DBLP:conf/patmos/Freimann02,
  author    = {Achim Freimann},
  title     = {Probabilistic Power Estimation for Digital Signal Processing
               Architectures},
  booktitle = {PATMOS},
  year      = {2002},
  pages     = {458-467},
  ee        = {http://springerlink.metapress.com/openurl.asp?genre=article{\&}issn=0302-9743{\&}volume=2451{\&}spage=0458},
  crossref  = {DBLP:conf/patmos/2002},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/patmos/2002,
  editor    = {Bertrand Hochet and
               Antonio J. Acosta and
               Manuel J. Bellido},
  title     = {Integrated Circuit Design. Power and Timing Modeling, Optimization
               and Simulation, 12th International Workshop, PATMOS 2002,
               Seville, Spain, September 11-13, 2002},
  booktitle = {PATMOS},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {2451},
  year      = {2002},
  isbn      = {3-540-44143-3},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Copyright © 2003-11-04 by Michael Ley (ley@uni-trier.de)