BibTeX record conf/patmos/ChakrabortyCMD06

• > Home > conf/patmos/ChakrabortyCMD06

@inproceedings{DBLP:conf/patmos/ChakrabortyCMD06,
  author       = {Diganchal Chakraborty and
                  P. P. Chakrabarti and
                  Arijit Mondal and
                  Pallab Dasgupta},
  editor       = {Johan Vounckx and
                  Nadine Az{\'{e}}mard and
                  Philippe Maurine},
  title        = {A Framework for Estimating Peak Power in Gate-Level Circuits},
  booktitle    = {Integrated Circuit and System Design. Power and Timing Modeling, Optimization
                  and Simulation, 16th International Workshop, {PATMOS} 2006, Montpellier,
                  France, September 13-15, 2006, Proceedings},
  series       = {Lecture Notes in Computer Science},
  volume       = {4148},
  pages        = {573--582},
  publisher    = {Springer},
  year         = {2006},
  url          = {https://doi.org/10.1007/11847083\_56},
  doi          = {10.1007/11847083\_56},
  timestamp    = {Mon, 07 Nov 2022 21:23:29 +0100},
  biburl       = {https://dblp.org/rec/conf/patmos/ChakrabortyCMD06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}