Randal E. Bryant Verification of Synchronous Circuits by Symbolic Logic Simulation. 14-24 1989 conf/msiw/1989 Hardware Specification, Verification and Synthesis db/conf/msiw/msiw1989.html#Bryant89 http://dx.doi.org/10.1007/0-387-97226-9_21