Alejandro Valero Julio Sahuquillo Salvador Petit Vicente Lorente Ramon Canal Pedro López José Duato An hybrid eDRAM/SRAM macrocell to implement first-level data caches. 213-221 2009 MICRO http://doi.acm.org/10.1145/1669112.1669140 conf/micro/2009 db/conf/micro/micro2009.html#ValeroSPLCLD09