![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/iwsoc/ChengCH04
@inproceedings{DBLP:conf/iwsoc/ChengCH04, author = {Kuo{-}Hsing Cheng and Shun{-}Wen Cheng and Chan{-}Wei Huang}, title = {64-bit Hybrid Dual-Threshold Voltage Power-Aware Conditional Carry Adder Design}, booktitle = {Proceedings of the 4th {IEEE} International Workshop on System-on-Chip for Real-Time Applications (IWSOC'04), 19-21 July 2004, Banff, Alberta, Canada}, pages = {65--68}, publisher = {{IEEE} Computer Society}, year = {2004}, url = {https://doi.org/10.1109/IWSOC.2004.1319851}, doi = {10.1109/IWSOC.2004.1319851}, timestamp = {Thu, 23 Mar 2023 23:58:37 +0100}, biburl = {https://dblp.org/rec/conf/iwsoc/ChengCH04.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.