Snorre Aunet Hans Kristian Otnes Berge Statistical Simulations for Exploring Defect Tolerance and Power Consumption for 4 Subthreshold 1-Bit Addition Circuits. 455-462 2007 conf/iwann/2007 IWANN http://dx.doi.org/10.1007/978-3-540-73007-1_56 db/conf/iwann/iwann2007.html#AunetB07