![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/itc/WaayersMLK10
@inproceedings{DBLP:conf/itc/WaayersMLK10, author = {Tom Waayers and Richard Morren and Xijiang Lin and Mark Kassab}, editor = {Ron Press and Erik H. Volkerink}, title = {Clock control architecture and {ATPG} for reducing pattern count in SoC designs with multiple clock domains}, booktitle = {2011 {IEEE} International Test Conference, {ITC} 2010, Austin, TX, USA, November 2-4, 2010}, pages = {114--123}, publisher = {{IEEE} Computer Society}, year = {2010}, url = {https://doi.org/10.1109/TEST.2010.5699211}, doi = {10.1109/TEST.2010.5699211}, timestamp = {Thu, 23 Mar 2023 23:58:42 +0100}, biburl = {https://dblp.org/rec/conf/itc/WaayersMLK10.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.