Efficient Logic Verification and Test Validation for MOS LSI Circuits.

Kaoru Okazaki Toshihiko Yahara Efficient Logic Verification and Test Validation for MOS LSI Circuits. 530-535 1981 conf/itc/1981 ITC db/conf/itc/itc1981.html#OkazakiY81