Yoshio Matsuda Kazutami Arimoto Masaki Tsukude Tsukasa Oishi Kazuyasu Fujishima A New Array Architecture for Parallel Testing in VLSI Memories. 322-326 1989 conf/itc/1989 ITC db/conf/itc/itc1989.html#MatsudaATOF89 http://dx.doi.org/10.1109/TEST.1989.82315