Jayanta Bhadra Narayanan Krishnamurthy Automatic Generation of Design Constraints in Verifying High Performance Embedded Dynamic Circuits. 213-222 2002 conf/itc/2002 ITC http://csdl.computer.org/comp/proceedings/itc/2002/7543/00/75430213abs.htm db/conf/itc/itc2002.html#BhadraK02