D. P. Vasudevan Parag K. Lala James Patrick Parkerson CMOS Realization of Online Testable Reversible Logic Gates. 309-310 2005 conf/isvlsi/2005 ISVLSI http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.23 db/conf/isvlsi/isvlsi2005.html#VasudevanLP05