BibTeX record conf/isvlsi/SukhwaniCTPS11

download as .bib file

@inproceedings{DBLP:conf/isvlsi/SukhwaniCTPS11,
  author       = {Menka Sukhwani and
                  Vinay Bhaskar Chandratre and
                  Megha Thomas and
                  C. K. Pithawa and
                  Vangmayee Sharda},
  title        = {500 MHz Delay Locked Loop Based 128-bin, 256 ns Deep Analog Memory
                  {ASIC} "Anusmriti"},
  booktitle    = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2011, 4-6
                  July 2011, Chennai, India},
  pages        = {72--77},
  publisher    = {{IEEE} Computer Society},
  year         = {2011},
  url          = {https://doi.org/10.1109/ISVLSI.2011.56},
  doi          = {10.1109/ISVLSI.2011.56},
  timestamp    = {Fri, 24 Mar 2023 00:02:41 +0100},
  biburl       = {https://dblp.org/rec/conf/isvlsi/SukhwaniCTPS11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.