BibTeX record conf/isvlsi/MayurSNV17

download as .bib file

@inproceedings{DBLP:conf/isvlsi/MayurSNV17,
  author       = {S. M. Mayur and
                  Siddharth R. K. and
                  Kumar Y. B. Nithin and
                  M. H. Vasantha},
  title        = {Design of Low Power 4-Bit 400MS/s Standard Cell Based Flash {ADC}},
  booktitle    = {2017 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2017,
                  Bochum, Germany, July 3-5, 2017},
  pages        = {600--603},
  publisher    = {{IEEE} Computer Society},
  year         = {2017},
  url          = {https://doi.org/10.1109/ISVLSI.2017.111},
  doi          = {10.1109/ISVLSI.2017.111},
  timestamp    = {Fri, 24 Mar 2023 00:02:41 +0100},
  biburl       = {https://dblp.org/rec/conf/isvlsi/MayurSNV17.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.