![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/isvlsi/HuLY0Y19
@inproceedings{DBLP:conf/isvlsi/HuLY0Y19, author = {Yiming Hu and Shuang Liang and Jincheng Yu and Yu Wang and Huazhong Yang}, title = {On-Chip Instruction Generation for Cross-Layer {CNN} Accelerator on {FPGA}}, booktitle = {2019 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2019, Miami, FL, USA, July 15-17, 2019}, pages = {7--12}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.1109/ISVLSI.2019.00011}, doi = {10.1109/ISVLSI.2019.00011}, timestamp = {Wed, 21 Feb 2024 11:48:05 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/HuLY0Y19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.