BibTeX record conf/isss/ChabiniS01

• > Home > conf/isss/ChabiniS01

@inproceedings{DBLP:conf/isss/ChabiniS01,
  author       = {Noureddine Chabini and
                  Yvon Savaria},
  editor       = {Rom{\'{a}}n Hermida and
                  El Mostapha Aboulhamid},
  title        = {Methods for optimizing register placement in synchronous circuits
                  derived using software pipelining techniques},
  booktitle    = {Proceedings of the 14th International Symposium on Systems Synthesis,
                  {ISSS} 2001, Montr{\'{e}}l, Qu{\'{e}}bec, Canada, September
                  30 - October 3, 2001},
  pages        = {209--214},
  publisher    = {{ACM} / {IEEE} Computer Society},
  year         = {2001},
  url          = {https://doi.ieeecomputersociety.org/10.1109/ISSS.2001.957943},
  doi          = {10.1109/ISSS.2001.957943},
  timestamp    = {Fri, 24 Mar 2023 00:04:20 +0100},
  biburl       = {https://dblp.org/rec/conf/isss/ChabiniS01.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}