BibTeX record conf/issoc/RivatonQZWS05

• > Home > conf/issoc/RivatonQZWS05

@inproceedings{DBLP:conf/issoc/RivatonQZWS05,
  author       = {Arnaud Rivaton and
                  J{\'{e}}r{\^{o}}me Qu{\'{e}}vremont and
                  Qiwei Zhang and
                  Pascal T. Wolkotte and
                  Gerard J. M. Smit},
  title        = {Implementing Non Power-of-Two FFTs on Coarse-Grain Reconfigurable
                  Architectures},
  booktitle    = {Proceedings of the 2005 International Symposium on System-on-Chip,
                  Tampere, Finland, November 15-17, 2005},
  pages        = {74--77},
  publisher    = {{IEEE}},
  year         = {2005},
  url          = {https://doi.org/10.1109/ISSOC.2005.1595648},
  doi          = {10.1109/ISSOC.2005.1595648},
  timestamp    = {Mon, 09 Aug 2021 14:54:02 +0200},
  biburl       = {https://dblp.org/rec/conf/issoc/RivatonQZWS05.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}