![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/issoc/FiguliTGB13
@inproceedings{DBLP:conf/issoc/FiguliTGB13, author = {Peter Figuli and Carsten Tradowsky and Nadine Gaertner and J{\"{u}}rgen Becker}, editor = {Jari Nurmi and Peeter Ellervee and Leandro Soares Indrusiak and Olli Vainio and Sarang Thombre and Jussi Raasakka}, title = {ViSA: {A} highly efficient slot architecture enabling multi-objective {ASIP} cores}, booktitle = {2013 International Symposium on System on Chip, ISSoC 2013, Tampere, Finland, October 23-24, 2013}, pages = {1--8}, publisher = {{IEEE}}, year = {2013}, url = {https://doi.org/10.1109/ISSoC.2013.6675270}, doi = {10.1109/ISSOC.2013.6675270}, timestamp = {Wed, 16 Oct 2019 14:14:52 +0200}, biburl = {https://dblp.org/rec/conf/issoc/FiguliTGB13.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.