BibTeX record conf/isscc/YueYFHZSLCLYL20

• > Home > conf/isscc/YueYFHZSLCLYL20

@inproceedings{DBLP:conf/isscc/YueYFHZSLCLYL20,
  author       = {Jinshan Yue and
                  Zhe Yuan and
                  Xiaoyu Feng and
                  Yifan He and
                  Zhixiao Zhang and
                  Xin Si and
                  Ruhui Liu and
                  Meng{-}Fan Chang and
                  Xueqing Li and
                  Huazhong Yang and
                  Yongpan Liu},
  title        = {14.3 {A} 65nm Computing-in-Memory-Based {CNN} Processor with 2.9-to-35.8TOPS/W
                  System Energy Efficiency Using Dynamic-Sparsity Performance-Scaling
                  Architecture and Energy-Efficient Inter/Intra-Macro Data Reuse},
  booktitle    = {2020 {IEEE} International Solid- State Circuits Conference, {ISSCC}
                  2020, San Francisco, CA, USA, February 16-20, 2020},
  pages        = {234--236},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/ISSCC19947.2020.9062958},
  doi          = {10.1109/ISSCC19947.2020.9062958},
  timestamp    = {Sat, 18 Apr 2020 17:42:06 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/YueYFHZSLCLYL20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}