![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/isscc/ShibataTSKPPGDY20
@inproceedings{DBLP:conf/isscc/ShibataTSKPPGDY20, author = {Hajime Shibata and Gerry Taylor and Bob Schell and Victor Kozlov and Sharvil Patil and Donald Paterson and Asha Ganesan and Yunzhi Dong and Wenhua Yang and Yue Yin and Zhao Li and Prawal Shrestha and Athreya Gopal and Aathreya S. Bhat and Shanthi Pavan}, title = {16.6 An 800MHz-BW VCO-Based Continuous-Time Pipelined {ADC} with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter}, booktitle = {2020 {IEEE} International Solid- State Circuits Conference, {ISSCC} 2020, San Francisco, CA, USA, February 16-20, 2020}, pages = {260--262}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISSCC19947.2020.9062917}, doi = {10.1109/ISSCC19947.2020.9062917}, timestamp = {Thu, 18 Apr 2024 10:18:35 +0200}, biburl = {https://dblp.org/rec/conf/isscc/ShibataTSKPPGDY20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.