![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/isscc/PiloABBGHLPSCKR11
@inproceedings{DBLP:conf/isscc/PiloABBGHLPSCKR11, author = {Harold Pilo and Igor Arsovski and Kevin Batson and Geordie Braceras and John A. Gabric and Robert M. Houle and Steve Lamphier and Frank Pavlik and Adnan Seferagic and Liang{-}Yu Chen and Shang{-}Bin Ko and Carl Radens}, title = {A 64Mb {SRAM} in 32nm High-k metal-gate {SOI} technology with 0.7V operation enabled by stability, write-ability and read-ability enhancements}, booktitle = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2011, Digest of Technical Papers, San Francisco, CA, USA, 20-24 February, 2011}, pages = {254--256}, publisher = {{IEEE}}, year = {2011}, url = {https://doi.org/10.1109/ISSCC.2011.5746307}, doi = {10.1109/ISSCC.2011.5746307}, timestamp = {Tue, 29 Mar 2022 08:40:49 +0200}, biburl = {https://dblp.org/rec/conf/isscc/PiloABBGHLPSCKR11.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.