BibTeX record conf/isscc/OhCCRLLLKJHKMBP14

• > Home > conf/isscc/OhCCRLLLKJHKMBP14

@inproceedings{DBLP:conf/isscc/OhCCRLLLKJHKMBP14,
  author       = {Tae{-}Young Oh and
                  Hoeju Chung and
                  Young{-}Chul Cho and
                  Jang{-}Woo Ryu and
                  Kiwon Lee and
                  Changyoung Lee and
                  Jin{-}Il Lee and
                  Hyoung{-}Joo Kim and
                  Min{-}Soo Jang and
                  Gong{-}Heum Han and
                  Kihan Kim and
                  Daesik Moon and
                  Seung{-}Jun Bae and
                  Joon{-}Young Park and
                  Kyung{-}Soo Ha and
                  Jaewoong Lee and
                  Su{-}Yeon Doo and
                  Jung{-}Bum Shin and
                  Chang{-}Ho Shin and
                  Kiseok Oh and
                  Doo{-}Hee Hwang and
                  Taeseong Jang and
                  Chulsung Park and
                  Kwang{-}Il Park and
                  Jung{-}Bae Lee and
                  Joo{-}Sun Choi},
  title        = {25.1 {A} 3.2Gb/s/pin 8Gb 1.0V {LPDDR4} {SDRAM} with integrated {ECC}
                  engine for sub-1V {DRAM} core operation},
  booktitle    = {2014 {IEEE} International Conference on Solid-State Circuits Conference,
                  {ISSCC} 2014, Digest of Technical Papers, San Francisco, CA, USA,
                  February 9-13, 2014},
  pages        = {430--431},
  publisher    = {{IEEE}},
  year         = {2014},
  url          = {https://doi.org/10.1109/ISSCC.2014.6757500},
  doi          = {10.1109/ISSCC.2014.6757500},
  timestamp    = {Wed, 05 Jan 2022 10:29:16 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/OhCCRLLLKJHKMBP14.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}