BibTeX record conf/isscc/MunchNMCGJZMHMKB24

download as .bib file

@inproceedings{DBLP:conf/isscc/MunchNMCGJZMHMKB24,
  author       = {Ashley O. Munch and
                  Nevine Nassif and
                  Carleton L. Molnar and
                  Jason Crop and
                  Rich Gammack and
                  Chinmay P. Joshi and
                  Goran Zelic and
                  Kambiz Munshi and
                  Min Huang and
                  Charles Morganti and
                  Sireesha Kandula and
                  Arijit Biswas},
  title        = {2.3 Emerald Rapids: 5th-Generation Intel\({}^{\mbox{{\textregistered}}}\)
                  Xeon\({}^{\mbox{{\textregistered}}}\) Scalable Processors},
  booktitle    = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2024,
                  San Francisco, CA, USA, February 18-22, 2024},
  pages        = {40--42},
  publisher    = {{IEEE}},
  year         = {2024},
  url          = {https://doi.org/10.1109/ISSCC49657.2024.10454434},
  doi          = {10.1109/ISSCC49657.2024.10454434},
  timestamp    = {Tue, 19 Mar 2024 09:04:31 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/MunchNMCGJZMHMKB24.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.