BibTeX record conf/isscc/CaiBHZCGTLSWYS23

• > Home > conf/isscc/CaiBHZCGTLSWYS23

@inproceedings{DBLP:conf/isscc/CaiBHZCGTLSWYS23,
  author       = {Hao Cai and
                  Zhong{-}Jian Bian and
                  Yaoru Hou and
                  Yongliang Zhou and
                  Jia{-}Le Cui and
                  Yanan Guo and
                  Xiaoyun Tian and
                  Bo Liu and
                  Xin Si and
                  Zhen Wang and
                  Jun Yang and
                  Weiwei Shan},
  title        = {A 28nm 2Mb {STT-MRAM} Computing-in-Memory Macro with a Refined Bit-Cell
                  and 22.4 - 41.5TOPS/W for {AI} Inference},
  booktitle    = {{IEEE} International Solid- State Circuits Conference, {ISSCC} 2023,
                  San Francisco, CA, USA, February 19-23, 2023},
  pages        = {500--501},
  publisher    = {{IEEE}},
  year         = {2023},
  url          = {https://doi.org/10.1109/ISSCC42615.2023.10067339},
  doi          = {10.1109/ISSCC42615.2023.10067339},
  timestamp    = {Sun, 21 Jul 2024 18:16:55 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/CaiBHZCGTLSWYS23.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}