Yokesh Kumar Prosenjit Gupta Reducing EPL Alignment Errors for Large VLSI Layouts. 233-238 2007 conf/isqed/2007 ISQED http://doi.ieeecomputersociety.org/10.1109/ISQED.2007.135 db/conf/isqed/isqed2007.html#KumarG07