dblp.uni-trier.dewww.uni-trier.de

DBLP Record 'conf/isqed/GanesanMWC08'

BibTeX

@inproceedings{DBLP:conf/isqed/GanesanMWC08,
  author    = {Dinesh Ganesan and
               Alexander V. Mitev and
               Janet Meiling Wang and
               Yu Cao},
  title     = {Finite-Point Gate Model for Fast Timing and Power Analysis},
  booktitle = {ISQED},
  year      = {2008},
  pages     = {657-662},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.17},
  crossref  = {DBLP:conf/isqed/2008},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/isqed/2008,
  title     = {9th International Symposium on Quality of Electronic Design
               (ISQED 2008), 17-19 March 2008, San Jose, CA, USA},
  booktitle = {ISQED},
  publisher = {IEEE Computer Society},
  year      = {2008},
  isbn      = {978-0-7695-3117-5},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Copyright © 2008-12-10 by Michael Ley (ley@uni-trier.de)