![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/islped/TsengOLL04
@inproceedings{DBLP:conf/islped/TsengOLL04, author = {Hui{-}Chin Tseng and Hsin{-}Hung Ou and Chi{-}Sheng Lin and Bin{-}Da Liu}, editor = {Rajiv V. Joshi and Kiyoung Choi and Vivek Tiwari and Kaushik Roy}, title = {A low-power rail-to-rail 6-bit flash {ADC} based on a novel complementary average-value approach}, booktitle = {Proceedings of the 2004 International Symposium on Low Power Electronics and Design, 2004, Newport Beach, California, USA, August 9-11, 2004}, pages = {252--256}, publisher = {{ACM}}, year = {2004}, url = {https://doi.org/10.1145/1013235.1013300}, doi = {10.1145/1013235.1013300}, timestamp = {Tue, 06 Nov 2018 16:59:20 +0100}, biburl = {https://dblp.org/rec/conf/islped/TsengOLL04.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.