BibTeX record conf/islped/ShrideviACR15

download as .bib file

@inproceedings{DBLP:conf/islped/ShrideviACR15,
  author       = {Rajesh Jayashankara Shridevi and
                  Dean Michael Ancajas and
                  Koushik Chakraborty and
                  Sanghamitra Roy},
  title        = {Tackling voltage emergencies in NoC through timing error resilience},
  booktitle    = {{IEEE/ACM} International Symposium on Low Power Electronics and Design,
                  {ISLPED} 2015, Rome, Italy, July 22-24, 2015},
  pages        = {104--109},
  publisher    = {{IEEE}},
  year         = {2015},
  url          = {https://doi.org/10.1109/ISLPED.2015.7273498},
  doi          = {10.1109/ISLPED.2015.7273498},
  timestamp    = {Sun, 02 Oct 2022 16:09:51 +0200},
  biburl       = {https://dblp.org/rec/conf/islped/ShrideviACR15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.