Uming Ko Poras T. Balsara Ashwini K. Nanda Energy optimization of multi-level processor cache architectures. 45-49 1995 conf/islped/1995 ISLPD http://doi.acm.org/10.1145/224081.224090 db/conf/islped/islped1995.html#KoBN95