Mitsuru Hiraki Raminder Singh Bajwa Hirotsugu Kojima Douglas J. Gorny Ken-ichi Nitta Avadhani Shridhar Katsuro Sasaki Koichi Seki Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer. 353-358 1996 conf/islped/1996 ISLPED http://doi.acm.org/10.1145/252493.252634 db/conf/islped/islped1996.html#HirakiBKGNSSS96