BibTeX record conf/ises/YadavR16

download as .bib file

@inproceedings{DBLP:conf/ises/YadavR16,
  author       = {Disha Yadav and
                  Arvind Rajawat},
  title        = {Area and Throughput Analysis of Different {AES} Architectures for
                  {FPGA} Implementations},
  booktitle    = {{IEEE} International Symposium on Nanoelectronic and Information Systems,
                  iNIS 2016, Gwalior, India, December 19-21, 2016},
  pages        = {67--71},
  publisher    = {{IEEE}},
  year         = {2016},
  url          = {https://doi.org/10.1109/iNIS.2016.026},
  doi          = {10.1109/INIS.2016.026},
  timestamp    = {Mon, 09 Aug 2021 14:54:02 +0200},
  biburl       = {https://dblp.org/rec/conf/ises/YadavR16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.