BibTeX record conf/isce/HuangCFF13

download as .bib file

@inproceedings{DBLP:conf/isce/HuangCFF13,
  author       = {Kuan{-}Ju Huang and
                  Jui{-}Chung Chang and
                  Chih{-}Wei Feng and
                  Wai{-}Chi Fang},
  title        = {A parallel {VLSI} architecture of singular value decomposition processor
                  for real-time multi-channel {EEG} system},
  booktitle    = {{IEEE} International Symposium on Consumer Electronics, {ISCE} 2013,
                  Hsinchu City, Taiwan, June 3-6, 2013},
  pages        = {21--22},
  publisher    = {{IEEE}},
  year         = {2013},
  url          = {https://doi.org/10.1109/ISCE.2013.6570189},
  doi          = {10.1109/ISCE.2013.6570189},
  timestamp    = {Mon, 09 Aug 2021 14:54:01 +0200},
  biburl       = {https://dblp.org/rec/conf/isce/HuangCFF13.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.