BibTeX record conf/iscas/WuS23

download as .bib file

@inproceedings{DBLP:conf/iscas/WuS23,
  author       = {Zhengfeng Wu and
                  Ioannis Savidis},
  title        = {Circuit-GNN: {A} Graph Neural Network for Transistor-level Modeling
                  of Analog Circuit Hierarchies},
  booktitle    = {{IEEE} International Symposium on Circuits and Systems, {ISCAS} 2023,
                  Monterey, CA, USA, May 21-25, 2023},
  pages        = {1--5},
  publisher    = {{IEEE}},
  year         = {2023},
  url          = {https://doi.org/10.1109/ISCAS46773.2023.10181617},
  doi          = {10.1109/ISCAS46773.2023.10181617},
  timestamp    = {Mon, 31 Jul 2023 09:05:46 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/WuS23.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.