Delay bound based CMOS gate sizing technique.

Alexandre Verle Xavier Michel Philippe Maurine Nadine Azémard Daniel Auvergne Delay bound based CMOS gate sizing technique. 189-192 2004 ISCAS (5) db/conf/iscas/iscas2004-5.html#VerleMMAA04