BibTeX record conf/iscas/ShahS07

download as .bib file

@inproceedings{DBLP:conf/iscas/ShahS07,
  author       = {Jatan P. Shah and
                  Rama Sangireddy},
  title        = {Higher Clock Rate at Comparable {IPC} Through Reduced Circuit Complexity
                  in Instruction Format Based Pipeline Clustering},
  booktitle    = {International Symposium on Circuits and Systems {(ISCAS} 2007), 27-20
                  May 2007, New Orleans, Louisiana, {USA}},
  pages        = {4012--4015},
  publisher    = {{IEEE}},
  year         = {2007},
  url          = {https://doi.org/10.1109/ISCAS.2007.378798},
  doi          = {10.1109/ISCAS.2007.378798},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/ShahS07.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.