dblp.uni-trier.dewww.uni-trier.de

DBLP Record 'conf/iscas/PandeyDMG08'

BibTeX

@inproceedings{DBLP:conf/iscas/PandeyDMG08,
  author    = {Sujan Pandey and
               Rolf Drechsler and
               Tudor Murgan and
               Manfred Glesner},
  title     = {Process variations aware robust on-chip bus architecture
               synthesis for MPSoCs},
  booktitle = {ISCAS},
  year      = {2008},
  pages     = {2989-2992},
  ee        = {http://dx.doi.org/10.1109/ISCAS.2008.4542086},
  crossref  = {DBLP:conf/iscas/2008},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/iscas/2008,
  title     = {International Symposium on Circuits and Systems (ISCAS 2008),
               18-21 May 2008, Sheraton Seattle Hotel, Seattle, Washington,
               USA},
  publisher = {IEEE},
  year      = {2008},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Copyright © 2008-12-31 by Michael Ley (ley@uni-trier.de)