A Verification Algorithm for Logic Circuits with Internal Variables.

Toshihiro Nakaoa Shin'ichi Wakabayashi Tetsushi Koide Noriyoshi Yoshida A Verification Algorithm for Logic Circuits with Internal Variables. 1920-1923 1995 ISCAS db/conf/iscas/iscas1995-3.html#NakaoaWKY95