@inproceedings{DBLP:conf/iscas/MuS99a,
author = {Fenghao Mu and
Christer Svensson},
title = {High speed multistage CMOS clock buffers with pulse width
control loop},
booktitle = {ISCAS (2)},
year = {1999},
pages = {541-544},
ee = {http://doi.ieeecomputersociety.org/10.1109/ISCAS.1999.780805},
crossref = {DBLP:conf/iscas/1999},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/iscas/1999,
title = {International Symposium on Circuits and Systems (ISCAS 1999),
May 30 - June 2, 1999, Orlando, Florida, USA},
publisher = {IEEE},
year = {1999},
isbn = {0-7803-5471-0},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Last update 2006-06-27 CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
