BibTeX record conf/iscas/MotoK18

download as .bib file

@inproceedings{DBLP:conf/iscas/MotoK18,
  author       = {Takayuki Moto and
                  Mineo Kaneko},
  title        = {Prefix Sequence: Optimization of Parallel Prefix Adders using Simulated
                  Annealing},
  booktitle    = {{IEEE} International Symposium on Circuits and Systems, {ISCAS} 2018,
                  27-30 May 2018, Florence, Italy},
  pages        = {1--5},
  publisher    = {{IEEE}},
  year         = {2018},
  url          = {https://doi.org/10.1109/ISCAS.2018.8351414},
  doi          = {10.1109/ISCAS.2018.8351414},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/MotoK18.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.