A new parallel architecture for low power linear feedback shift registers.

Abdullah Mamun Rajendra S. Katti A new parallel architecture for low power linear feedback shift registers. 333-336 2004 ISCAS (2) db/conf/iscas/iscas2004-2.html#MamunK04