PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design.

Beomsup Kim Todd C. Weigandt Paul R. Gray PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design. 31-34 1994 ISCAS db/conf/iscas/iscas1994-4.html#KimWG94